Regviz

Microchip Technology /ATSAML22J16A /OSCCTRL /DPLLCTRLB

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DPLLCTRLB

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAML22J16A/OSCCTRL/DPLLCTRLB#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FILTER 0 (LPEN)LPEN 0 (WUF)WUF 0REFCLK 0LTIME0 (LBYPASS)LBYPASS 0DIV

Description

Digital Core Configuration

Fields

FILTER

Proportional Integral Filter Selection
LPEN

Low-Power Enable
WUF

Wake Up Fast
REFCLK

Reference Clock Selection
LTIME

Lock Time
LBYPASS

Lock Bypass
DIV

Clock Divider

Links

()

Register License

Copyright © 2018 Microchip Technology Inc.

SPDX-License-Identifier: Apache-2.0

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data